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Abstract—Neural personalized recommendation is the corner-
stone of a wide collection of cloud services and products, consti-
tuting significant compute demand of the cloud infrastructure.
Thus, improving the execution efficiency of neural recommen-
dation directly translates into infrastructure capacity saving. In
this paper, we devise a novel end-to-end modeling infrastructure,
DeepRecInfra, that adopts an algorithm and system co-design
methodology to custom-design systems for recommendation use
cases. Leveraging the insights from the recommendation charac-
terization, a new dynamic scheduler, DeepRecSched, is proposed
to maximize latency-bounded throughput by taking into account
characteristics of inference query size and arrival patterns,
recommendation model architectures, and underlying hardware
systems. By doing so, system throughput is doubled across the
eight industry-representative recommendation models. Finally,
design, deployment, and evaluation in at-scale production dat-
acenter shows over 30% latency reduction across a wide variety
of recommendation models running on hundreds of machines.
I. INTRODUCTION
Recommendation algorithms are used pervasively to im-
prove and personalize user experience across a variety of web-
services. Search engines use recommendation algorithms to
order results, social networks to suggest friends and content,
e-commerce websites to suggest purchases, and video stream-
ing services to recommend movies. As the sophistication of
recommendation tasks increases with larger amounts of better
quality data, recommendation algorithms have evolved from
simple rule-based or nearest neighbor-based designs [1] to
deep learning approaches [2]–[7].
Deep learning-based personalized recommendation algo-
rithms enable a plethora of use cases [8]. For example, Face-
book’s recommendation use cases require more than 10× the
datacenter inference capacity compared to common computer
vision and natural language processing tasks [9]. As a result,
over 70% of machine learning inference cycles at Facebook’s
datacenter fleets are devoted to recommendation and ranking
inference [10]. Similar capacity demands can be found at
Google [11], Amazon [8], [12], and Alibaba [5], [6]. And
yet, despite their importance and the significant research on
optimizing deep learning based AI workloads [13]–[17] from
the systems and architecture community, relatively little atten-
tion has been devoted to solutions for recommendation [18].
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Fig. 1: State-of-the-art recommendation models span diverse
performance characteristics compared to CNNs and RNNs.
Based on their use case, recommendation models have unique
architectures introducing model-level heterogeneity.
In fact, deep learning-based recommendation inference poses
unique challenges that demand unique solutions.
First, recommendation models exhibit unique compute,
memory, and data reuse characteristics. Figure 1(a) compares
the compute intensity of industry-representative recommen-
dation models1 [2]–[7], [10] to state-of-the-art convolutional
(CNN) [19] and recurrent (RNN) neural networks [20].
Compared to CNNs and RNNs, recommendation models,
highlighted in the shaded yellow region, tend to be mem-
ory intensive as opposed to compute intensive. Furthermore,
recommendation models exhibit higher storage requirements
(GBs) and irregular memory accesses [10]. This is because
recommendation models operate over not only continuous but
also categorical input features. Compared to the continuous
features (i.e., vectors, matrices, images), categorical features
are processed by inherently different operations. This unique
characteristic of recommendation models exposes new system
design opportunities to enable efficient inference.
Next, depending on the use case, major components of a
recommendation model are sized differently. This introduces
model-level heterogeneity across the recommendation models.
By focusing on memory access breakdown, Figure 1(b) shows
diversity among recommendation models themselves. For in-
stance, dense feature processing that incurs regular memory
1Section III describes the eight recommendation models in detail.
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accesses dominate for Google’s WnD [4], [7], NCF [2], Face-
book’s DLRM-RM3 [10], and Alibaba’s DIEN [6]. In contrast,
categorical, sparse feature processing that incurs irregular
memory accesses dominate for other recommendation models
such as Facebook’s DLRM-RM1/RM2 [10] and Alibaba’s
DIN [5]. These diverse characteristics of recommendation
models expose system optimization design opportunities.
Finally, recommendation models are deployed across web-
services that require solutions to consider effects of executing
at-scale in datacenters. For instance, it is commonly known
that requests for web-based services follow Poisson and log-
normal distributions for arrival and working set size respec-
tively [21]. Similar characteristics are observed for arrival
rates of recommendation queries. However, working set sizes
for personalized recommendation queries follow a distinct
distribution with heavier tail effects. This difference in query
size distribution leads to varying optimization strategies for
recommendation inference at-scale. Optimizations based on
production query size distributions, compared to log-normal,
improve system throughput by up to 1.7× for at-scale recom-
mendation inference.
To enable design optimizations for the diverse collection of
industry-relevant recommendation models, this paper presents
DeepRecInfra – an end-to-end infrastructure that enables
researchers to study at-scale effects of query size and ar-
rival patterns. First, we perform an in-depth characterization
of eight state-of-the-art recommendation models that cover
commercial video recommendation, e-commerce, and social
media [2], [4]–[7], [10]. Next, we profile recommendation
services in a production datacenter to instrument an inference
load generator for modeling recommendation queries.
Built on top of the performance characterization of the rec-
ommendation models and dynamic query arrival patterns (rate
and size), we propose a hill-climbing based scheduler – Deep-
RecSched – that splits queries into mini-batches based on the
query size and arrival pattern, the recommendation model, and
the underlying hardware platform. DeepRecSched maximizes
system load under a strict tail-latency target by trading off
request versus batch-level parallelism. Since it is also impor-
tant to consider the role of hardware accelerators for at-scale
AI infrastructure efficiency, DeepRecSched also evaluates the
impact of specialized hardware for neural recommendation by
emulating its behavior running on state-of-art GPUs.
The important contributions of this work are:
1) This paper describes a new end-to-end infrastructure,
DeepRecInfra, that enables system design and optimiza-
tion across a diverse set of recommendation models.
To take into account realistic datacenter-scale execution
behavior, we characterize and integrate query arrival
patterns and size distributions observed in production
datacenters into DeepRecInfra (Section III).
2) We propose a simple, yet effective scheduler –
DeepRecSched– co-designing the degree of request- ver-
sus batch-level parallelism based on the dynamic query
arrival pattern (rate and size), recommendation model ar-
chitecture, and service-level latency target (Section IV).
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Fig. 2: General architecture of personalized recommendation
models. Configuring the key parameters (red) yields different
implementations of industry-representative models.
Evaluated with DeepRecInfra, DeepRecSched doubles
system throughput under strict latency targets. In ad-
dition, we implement and evaluate the design on a
production datacenter with live recommendation query
traffic, showing significant performance improvement.
3) GPU accelerators can be appealing for recommendation
inference, where not all queries are equal. The inflec-
tion point varies across the different recommendation
models under different system loads and latency targets,
showing that DeepRecSched can dynamically determine
the optimal configuration. However, compared to CPUs,
power efficiency is not optimized in the face of GPUs
for recommendation inference (Section VI).
Systems research for personalized recommendation is still
a nascent field. To enable follow-on work studying and
optimizing recommendation at-scale, we will open source2
the proposed DeepRecInfra infrastructure. Open-source Dee-
pRecInfra will include neural personalized recommendation
models representative of industry implementations, as well as
query arrival rate and size distributions presented in this paper.
II. NEURAL RECOMMENDATION MODELS
Recommendation is the task of personalizing recommending
content most relevant to a user based on preferences and prior
interactions. Recommendation is used across many services in-
cluding search, video and movie content, e-commerce, and ad-
vertisements. However, accurately modeling preferences based
on previous interactions can be challenging because users only
interact with a small subset of all possible items. For example,
for streaming services, a user only watches a small subset of
accessible videos. As a result, unlike inputs to traditional deep
neural networks (DNNs), inputs to recommendation models
include both dense and sparse features – this affects how
recommendation models are constructed.
A. Key Components in Neural Recommendation Models
To accurately model user preference, state-of-the-art rec-
ommendation models use deep learning solutions. Figure 2
2The open-source implementation will be available upon acceptance of the
publication.
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Model Company Domain Dense-FC Predict-FC Embeddings
Tables Lookup Pooling
NCF [2] - Movies - 256-256-128 4 1 Concat
Wide&Deep [4] Google Play Store - 1024-512-256 Tens 1 Concat
MT-Wide&Deep [7] Youtube Video - N x (1024-512-256) Tens 1 Concat
DLRM-RMC1 [10] Facebook Social Media 256-128-32 256-64-1 ≤ 10 ∼ 80 Sum
DLRM-RMC2 [10] Facebook Social Media 256-128-32 512-128-1 ≤ 40 ∼ 80 Sum
DLRM-RMC3 [10] Facebook Social Media 2560-512-32 512-128-1 ≤ 10 ∼ 20 Sum
DIN [5] Alibaba E-commerce - 200-80-2 Tens Hundreds Attention+FC
DIEN [6] Alibaba E-commerce - 200-80-2 Tens Tens Attention+RNN
TABLE I: Architectural features of state-of-the-art personalized recommendation models.
depicts a generalized architecture of DNN-based recommen-
dation models with dense and sparse features as inputs.
Features. Dense features describe continuous inputs, such
as characteristics of a specific user. The dense features are of-
ten processed with a stack of MLP layers i.e., fully-connected
layers – similar to classic DNN approaches. On the other
hand, sparse features represent categorical inputs, such as the
collection of products a user has previously purchased or the
movies the user has liked . Since the number of positive
interactions for a categorical feature is often small compared
to the feature’s cardinality (all available products), the binary
vector representing such interactions ends up very sparse.
Embedding Tables. Each sparse feature has a correspond-
ing embedding table that is composed of a collection of latent
embedding vectors. The number of vectors, or rows in the
table, is determined by the number of categories in the given
feature – this can vary from tens to billions.The number of
elements in each vector, or the column dimension of the table,
is determined by the number of latent features for the category
representation. This latent dimension is on the order of tens
of elements (e.g., 16, 32, or 64). Thus, in total, embedding
tables often require storage on the order of tens of GBs.
Embedding Table Access. While embedding tables them-
selves are dense data structures, embedding table operations
incur sparse, irregular memory accesses – especially in the
context of personalized recommendation. Each sparse input
is encoded either as one-hot or multi-hot encoded vectors,
which are used to index into specific rows of the corresponding
embedding table. The resulting embedding table vectors are
combined with a sparse feature pooling operation such as
sum, dot product, or multiplication. Note that while embedding
lookups could be encoded as a sparse matrix-matrix multipli-
cation, it is more computationally efficient to implement the
operation as a table lookup followed by a pooling operation.
Feature Interaction. The outputs of the dense and sparse
features are combined before being processed by subsequent
predictor-DNN stacks. Typical operations for feature interac-
tion include concatenation, sum, and averaging.
Product Ranking. The output of the predictor-DNN stacks
is the click through rate (CTR) probability for a single user-
item pair. To serve relevant content to users, the CTR of
thousands of potential items are evaluated for each user. All
CTR’s are then ranked and the top-N choices are presented
to the user. As a result, deploying recommendation models
requires running the models with non-unit batch sizes.
III. DEEPRECINFRA: AT-SCALE RECOMMENDATION
To better understand the distinct characteristics of and
design system solutions for neural recommendation models,
we developed an infrastructure, DeepRecInfra, to model and
evaluate at-scale recommendation inference. DeepRecInfra is
implemented as a highly extensible framework enabling us to
consider a variety of recommendation models and use cases.
In particular, DeepRecInfra consists of three key components:
(1) a suite of industry-representative recommendation models,
(2) industry-representative application level tail latency targets,
and (3) real-time query serving based on arrival rates and
working set size distributions profiled from recommendation
running in a production datacenter. The following subsections
detail these components.
A. Industry-scale recommendation models
Recent publications from Google, Facebook, and Alibaba
present notable differences across their recommendation mod-
els [2], [5]–[7], [10]. The generalized recommendation model
architecture shown in Figure 2 can be customized by config-
uring key parameters in order to realize different implemen-
tations of recommendation services that exhibit a variety of
distinct performance characteristics.
1) State-of-the-art neural recommendation models: To cap-
ture the diversity, DeepRecInfra composes a collection of
eight state-of-the-art recommendation models. We describe
the unique aspects of the recommendation model architecture
below and summarize key parameter configurations for each
implementation in Table I.
• Neural Collaborative Filtering (NCF) is a generaliza-
tion of matrix factorization (MF) techniques popularized
by the Netflix Prize [22] [23] with multi-layer perceptrons
(MLPs) and non-linearities. Following Figure 2, NCF
only considers one-hot encoded sparse features and does
not implement a Dense-FC stack. The model comprises
four embedding tables — two for users and two for items
— and a relatively small predictor stack. Following the
embedding table operations, sparse pooling implements a
generalized MF (GMF) whose outputs are processed by
the final predictor stack of MLPs.
3
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Fig. 3: Operator breakdown of state-of-the-art personalized
recommendation models with a batch-size of 64. The large
diversity in bottlenecks leads to varying design optimizations.
• Wide and Deep (WnD) considers both sparse and dense
input features. Deployed in Google’s Play Store, WnD
uses dense features such as user ages and number of
applications installed on a mobile platform. Combined,
the dense features have dimension of ∼1000. Following
Figure 2, dense input features in WnD bypass the Dense-
FC stack and are directly concatenated with the output
of one-hot encoded embedding table lookups. Finally, a
relatively large Predict-FC stack produces an output click-
through-rate (see Table I).
• Multi-Task Wide and Deep (MT-WnD) extends WnD
by evaluating multiple output objectives including pre-
dicted click-through rate (CTR), comment rate, likes, and
ratings. Leveraging multi-objective modeling in person-
alizing recommendations for users, MT-WnD enables a
finer grained and improved user experience [24]. Building
upon WnD, MT-WnD implements N parallel Predict-FC
stacks for the different tasks or objectives.
• Deep Learning Recommendation Model (DLRM
RMC1, RMC2, RMC3) is a set of neural recommen-
dation models from Facebook that differs from the afore-
mentioned examples with its large number of embedding
lookups [3]. In addition, based on Figure 2, DLRM
first processes the dense features with a DNN-stack.
Based on the configurations shown in [10] varying the
number of lookups per embedding table and size of FC
layers yield three different architectures, DLRM-RMC1,
DLRM-RMC2, and DLRM-RCM3 (see Table I).
• Deep Interest Network (DIN) uses attention – imple-
mented as local activation units on top of embedding
tables – to model user interests. With respect to Figure 2,
DIN does not consider dense input features. The model
comprises tens of embedding tables of varying sizes.
Smaller embedding tables process one-hot encoded user
and item features while the larger embedding tables (up to
109 rows) process multi-hot encoded inputs with hundreds
of lookups. The outputs of these multi-hot encoded em-
bedding operations are combined as a weighted sum by a
local activation unit (i.e., attention) and then concatenated
before being processed by the top predictor stack.
1
47
1024
1024
1024
1024
min 
batch 
size
max batch size
GPUs begin to outperform CPUs
1024
1 1
1
23 15 508 101
1
compute
time
data loading 
time
Fig. 4: GPU speedup over CPU for representative recommen-
dation models. GPUs typically have higher performance than
CPU at larger batch-sizes (annotated above). The batch-size
at which GPUs start to outperform CPUs and their speedup at
large batch-sizes varies across models.
Model Runtime Bottleneck SLA target
DLRM-RMC1 Embedding dominated 100ms
DLRM-RMC2 Embedding dominated 400ms
DLRM-RMC3 MLP dominated 100ms
NCF MLP dominated 5ms
WND MLP dominated 25ms
MT-WND MLP dominated 25ms
DIN Embedding + Attention dominated 100ms
DIEN Attention-based GRU dominated 35ms
TABLE II: Summarizing performance implications of differ-
ent personalized recommendation and latency targets used to
illustrate design space tradeoffs for DeepRecSched.
• Deep Interest Evolution Network (DIEN) captures
evolving user interests over time by augmenting DIN
with gated recurrent units (GRUs) [6]. Inputs to the
model are one-hot encoded sparse features. The output of
embedding table operations are processed by attention-
based multi-layer GRUs. The outputs of the GRUs are
concatenated with the remaining embedding vectors and
processed by a relatively small predictor FC-stack.
2) Operator diversity: The apparent diversity of these
industry-representative recommendation models leads to a
range of performance bottlenecks. Figure 3 compares the
performance characteristics of recommendation models run-
ning on a server class Intel Broadwell, shown as fractions
of time spent on Caffe2 operators for a fixed batch size
of 64. As expected, inference runtime for models with high
degrees of dense feature processing (i.e., DLRM-RMC3, NCF,
WND, MT-WND) is dominated by the MLP layers. On the
other hand, inference runtime for models dominated by sparse
feature processing (i.e., DLRM-RMC1 and DLRM-RMC2) is
dominated by embedding table lookups.
Interestingly, inference runtime for attention based recom-
mendation models is dominated by neither FC nor embedding
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Fig. 5: Queries for personalized recommendation models fol-
low a unique distribution not captured by traditional workload
distributions (i.e. normal, log-normal) considered for web-
services. The heavy tail of query sizes found in production
recommendation services leads to unique design optimizations.
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Fig. 6: Aggregated execution time over the query set based
on the size distribution for CPU and GPU. GPUs readily
accelerate larger queries; however, the optimal inflection point
and speedup differ across models.
table operations. For instance, inference run time for DIN is
split between concatenation, embedding table, sum, and FC
operations. This is a result of the attention units, which (1)
concatenate user and item embedding vectors, (2) perform a
small FC operation, and (3) use the output of the FC operation
to weight the original user embedding vector. Similarly, the
execution time of DIEN is dominated by recurrent layers. This
is a result of fewer embedding table lookups whose outputs
are processed by a series of relatively large attention layers.
3) Acceleration opportunity with specialized hardware:
Figure 4 illustrates the speedup of GPUs over CPUs across
different representative recommendation models at various
batch sizes. While GPUs offer higher compute intensity and
memory bandwidth, transferring inputs from the CPU to the
GPU can consume a significant fraction of time. For instance,
across all batch sizes, data loading time consumes on average
60∼80% of the end-to-end inference time on the GPU for all
recommendation models. GPUs do, however, provide signifi-
cant performance benefits at higher batch sizes — especially
for compute intensive models like WnD. Between different
classes of recommendation models, (1) speedup at large batch
sizes (i.e. 1024) and (2) batch size required to outperform
CPU-only hardware platforms vary widely (see Figure 4).
Model 1
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Datacenter
Datacenter
Individual 
nodesIndividual 
nodes
Fig. 7: Performance distribution of recommendation inference
at datacenter scale to individual machines. Individual machines
follow inference distributions, excluding network and geo-
graphic effects, at the datacenter scale to within ∼ 9%.
B. Service level requirement on tail latency
Personalized recommendation models are used in many
Internet services deployed at a global scale. They must service
a large number of requests across the datacenter while meeting
strict latency targets set by the Service Level Agreements
(SLAs) of various use cases. In this paper, we measure
throughput as the number of queries per second (QPS) that
can be processed under a p95 tail-latency requirement.
Diverse set of tail latency targets: We find that the
tail latency target varies based on the applications that use
recommendation models (e.g., search, entertainment, social-
media, e-commerce) and their service-level agreements (SLA).
These differences can result in distinct system design decisions
for at-scale recommendation. Table II summarizes the tail
latency targets for each of the recommendation models [4]–
[7], [10]. For instance, the Google Play store imposes an SLA
target of tens of milliseconds on Wide&Deep [4], [11]. On
the other hand, Facebook’s social media platform requires
DLRM-RMC1, DLRM-RMC2, and DLRM-RMC3 run within
an SLA target of hundreds of milliseconds [10]. Alibaba’s
e-commerce platform requires DIN and DIEN to run within
an SLA target of tens of milliseconds (using a collection of
CPUs and specialized hardware) [5], [6]. In this paper, we use
the published targets and profile each model on a server-class
Intel Broadwell CPU to set the particular tail-latency target.
Section VI then presents system throughput evaluation for a
wider range of tail latency targets on optimization strategies
and infrastructure efficiency.
C. Real-Time Query Serving for Recommendation Inference
It is crucial to model real-time query serving for inference.
DeepRecInfratakes into account two important dimensions of
real-time query serving: arrival rate and working set sizes.
Query Arrival Pattern: Arrival times for queries for
services deployed in the datacenter are determined by the
inter-arrival time between consecutive requests. This inter-
arrival time however can be modeled using a variety of
distributions including a fixed value, normal distributions,
or Poisson distribution [25]–[27]. Previous work has shown
that, these distributions can lead to different system design
optimizations [21], [28]. Following web-services, by profiling
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Fig. 8: DeepRecInfra implements an extensible framework that considers industry-representative recommendation models, appli-
cation level tail latency targets, and real-time query serving (rate and size). Built upon DeepRecInfra, DeepRecSched optimizes
system throughput (QPS) under strict latency targets by optimzing per-request batch-size (request versus batch parallelism)
and accelerator query size threshold (parallelizing queries across specialized hardware).
services in a production datacenter, we find that query arrival
rates for recommendation services follow a Poisson distribu-
tion [21], [25]–[27], [29].
Query Working Set Size Pattern: Not all recommen-
dation queries are created equally. The size of queries for
recommendation inference relates to the number of potential
items provided to a user. Given that the potential number
of items to be served depend heavily on the user and their
interaction with the web-service, the size of queries varies.
Related work on designing system solutions for web services
typically assumes working set sizes of queries follow a fixed,
normal, or log-normal distribution [21]. However, Figure 5
illustrates that query sizes for recommendation exhibit a
heavier tail compared to canonical log-normal distributions.
As a result, while DeepRecInfra’s load generator supports a
variety of query distributions, the results in the remainder of
this paper focus on the query size distribution representative
of production datacenter (Figure 5).
Figure 6 illustrates the execution time breakdown for queries
smaller than the p75th size versus larger queries. Despite the
long tail, the collection of small queries constitute over half
the CPU execution time. 25% of large queries contribute
to nearly 50% of total execution time. This unique query
size distribution with a long tail makes GPUs an interesting
accelerator target. Figure 6 shows that, across all models, GPU
can effectively accelerate the execution time of large queries,
particularly. While, offloading the large queries can reduce
execution time, the amount of speedup varies based on the
model architecture. The optimal threshold for offloading varies
across models, motivating a design that can automatically tune
the offloading decision for recommendation inference.
D. Subsampling datacenter fleet with single-node servers
To serve potentially billions of users across the world,
recommendation models are typically run across thousands of
machines. However, it may not always be possible to access
and deploy design optimizations across a production-scale
datacenter. We show that we can use a handful of machines
to study and optimize tail performance of recommendation
inference. Figure 7 shows the cumulative distribution of two
different recommendation models running on server-class Intel
Skylake and Broadwell machines. We find that the datacenter
scale performance distribution (black) is tracked by the dis-
tribution measured on a handful of machines (red). The tail-
latency trends for recommendation inference across a subset of
machines is within 10% of the performance across machines
in a datacenter, representative of larger scale systems.
E. Putting it Altogether
To study at-scale characteristics of recommendation, it is
important to use representative infrastructure. This includes
representative recommendation models, query arrival rates,
and query working set size distributions. Putting it all together,
we developed DeepRecInfra, as depicted in Figure 8, by incor-
porating an extensible load generator to model query arrival
rate and size patterns for a diverse set of recommendation
models. This enables efficient and representative design and
optimization strategies catered to at-scale recommendation.
IV. DEEPRECSCHED DESIGN
In order to consider a variety of recommendation use cases
(i.e., model architectures, tail latency targets, real-time query
serving, hardware platforms), we design, implement, and eval-
uate DeepRecSched on top of DeepRecInfra as shown (Fig-
ure 8). By exploiting the aforementioned unique characteristics
of recommendation models and real-time query distributions,
the proposed DeepRecSched maximizes system throughput
while meeting strict tail latency targets of recommendation
services. Central to DeepRecSched is the observation that
working set sizes for recommendation queries follow a unique
distribution with a heavy tail. Intuitively, large queries, which
take the longest to process, limit the throughput (QPS) a sys-
tem can handle given a strict latency target. DeepRecSched ad-
dresses this bottleneck with two key design optimizations.
First, large queries are split into multiple requests of smaller
batch sizes that are processed by parallel cores. This requires
carefully balancing batch-level and SIMD-level parallelism,
cache contention, and the potential increase in queuing delay
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from a larger number of smaller-sized requests. Second, large
queries are offloaded to specialized AI hardware in order to
accelerate at-scale recommendation inference.
A. Optimal batch size varies
While all queries can be processed by a single core, splitting
queries across cores to exploit hardware parallelism, is often
advantageous. Thus, DeepRecSched splits queries into indi-
vidual requests. However, this sacrifices parallelism within a
request with a decreased batch size.
The optimal batch size that maximizes the system QPS
throughput varies based on (1) tail latency targets and (2)
recommendation models. Figure 9(top) illustrates that, for
DLRM-RMC3, the optimal batch size increases from 128 to
256 as the tail latency target is relaxed from 66ms (low) to
100ms (medium). Furthermore, Figure 9(bottom) shows that
the optimal batch size for DIEN (attention-based), DLRM-
RMC3 (FC heavy), and DLRM-RMC1 (embedding table
heavy) is 64, 128, and 256, respectively.
This design space is further expanded considering the het-
erogeneity of CPUs found in production datacenters [9]. Re-
cent work shows that recommendation models are run across
a variety of server class CPUs such as Intel Broadwell and
Skylake [10]. Key architectural features across these servers
can impact the optimum tradeoff between request- and batch-
level parallelism. First, Intel Broadwell implements SIMD
units based on AVX-256 while Skylake implements AVX-512.
Higher batch sizes are typically required to exploit the benefits
of the wider SIMD units in Intel Skylake [10]. Next, Intel
Broadwell implements an inclusive L2/L3 cache hierarchy
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Fig. 10: The optimal query size threshold, and thus fraction of
queries processed by the GPU, varies across recommendation
models i.e., DLRM-RMC2 (embedding-dominated), DLRM-
RMC3 (MLP-dominated), DIEN (attention-dominated)
while Skylake implements an exclusive one. While inclusive
cache hierarchies simplify cache coherence protocols, they
are more susceptible to cache contention and performance
degradation from parallel cores [30], [31]. In the context of
recommendation, this can be achieved by trading off request
for batch parallelism. Section VI provides a more detailed
analysis into the implication of hardware heterogeneity on
trading off request- versus batch-level parallelism.
B. Leverage parallelism with specialized hardware
In addition to balancing request- versus batch-level paral-
lelism on general purpose CPUs, in the presence of specialized
AI hardware, DeepRecSched improves system throughput by
offloading queries that can best leverage parallelism in the
available specialized hardware. We evaluate the role of acceler-
ators for at-scale recommendation with state-of-the-art GPUs.
Trading off processing queries on CPUs versus GPUs requires
careful optimization. Intuitively, offloading queries to the GPU
incurs significant data transfer overheads. To amortize this
cost, GPUs often require higher batch sizes to exhibit speedup
over general-purpose CPUs, as shown in Figure 4 [32].
Consequently, DeepRecSched improves system throughput by
offloading the largest queries for recommendation inference
to the GPU. This can be accomplished by tuning the query-
size threshold. Queries larger than this threshold are offloaded
to the GPU while smaller ones are processed by the CPU
cores. Figure 10 illustrates the impact of query-size threshold
(x-axis) on the achievable QPS (y-axis) across a variety of
recommendation models. The optimal threshold varies across
the three recommendation models, DLRM-RMC3, DLRM-
RMC1, and DIEN. In fact, we find that the threshold not only
varies across model architectures, but also across tail latency
targets (see Section VI for more details).
C. DeepRecSched
One option to identify the optimal batch size that balances
the effects of batch- and request-level parallelism is to apply
a control-theoretic approach. Based on the detailed character-
ization results observed in Figures 9 and 10, we find that a
simple hill-climbing based algorithm can sufficiently find the
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Fig. 11: Compared to a static scheduler based on production recommendation services, the top figure shows performance,
measured in system throughout (QPS) across a range of latency targets, while the bottom shows power efficiency (QPS/Watt),
for DeepRecSched-CPU and DeepRecSched-GPU.
optimal batch and query request sizes across the variety of
recommendation models and hardware platforms.
DeepRecSched starts with a unit batch-size to serve recom-
mendation inference queries in DeepRecInfra and increases
the batch size to improve system throughput until the achiev-
able QPS degrades while also maintaining the target tail
latency. DeepRecSched then tunes the query-size threshold for
offloading recommendation inference queries to specialized
hardware. Starting with a unit query-size threshold (i.e., all
queries are processed on the accelerator), DeepRecSched ap-
plies hill-climbing to gradually increase the threshold until the
achievable QPS degrades. As what Section VI later shows,
by automatically tuning the per-request batch size and GPU
query-size threshold, DeepRecSched optimizes infrastructure
efficiency of at-scale recommendation across a variety of
different model architectures, tail latency targets, query-size
distributions, and the underlying hardware.
V. METHODOLOGY
We implement and evaluate DeepRecSched with Deep-
RecInfra across a variety of different hardware systems and
platforms. We then compare the performance and power
efficiency results with a production-scale baseline.
DeepRecInfra. As discussed in Section III, DeepRecIn-
fra comprises three key components:
• Model Implementation: We implement all the recom-
mendation models (shown in Table I) in Caffe2 with
Intel MKL as the backend library for CPUs [33] and
CUDA/cuDNN 10.1 for GPUs [34]. All CPU experiments
are conducted with a single Caffe2 worker and Intel MKL
thread, unless otherwise specified.
• SLA Latency Targets: Table II presents the SLA targets
for each recommendation models. To explore the design
tradeoffs over a range of latency targets, we consider three
latency targets for each recommendation model — Low,
Medium, and High — where Low and High tail latency
targets are set to be 50% lower and 50% higher than that
of Medium, respectively.
• Real-Time Query Patterns: Following Section III, query
patterns in DeepRecInfra are configurable on two axes:
arrival rate and query size. The arrival pattern is fitted on
a Poisson distribution whereas the query sizes are drawn
from the production distribution (Figure 5).
Experimental System Setup. To consider the implications
of hardware heterogeneity found in datacenter [9], [10], [35],
we evaluate DeepRecSched with two generations of dual-
socket server-class Intel CPUs: Broadwell and Skylake. Broad-
well comprises 28 cores running at 2.4GHz with AVX-2 SIMD
units and implements an inclusive L2/L3 cache hierarchy. Its
TDP is of 120W. Skylake comprises of 40 cores running
at 2.0GHz with AVX-512 SIMD units and implements an
exclusive L2/L3 cache hierarchy. Its TDP is of 125 Watts.
To consider the implications of AI hardware accelerators,
we extend the design space to take into account a GPU
accelerator model based on real empirical characterization.
The accelerator performance model is constructed with the
performance profiles of each recommendation model across
the range of query sizes over a real-hardware GPU — server-
class NVIDIA GTX 1080Ti with 3584 CUDA cores, 11GB
of DDR5 memory, and optimized cuDNN backend library
(see Figure 4). This includes both data loading and model
computation, capturing end-to-end recommendation inference.
Production-scale baseline. We compare DeepRecSched to
the baseline that implements a fixed batch size configuration.
This fixed batch size configuration is typically set by splitting
the largest query evenly across all available cores on the
underlying hardware platform. Given the maximum query
size of 1000 (Figure 5), the static batch size configuration
is determined as 25 for a server-class 40-core Intel Skylake.
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Fig. 12: Exploiting the unique characteristics of at-scale recommendation yields efficiency improvements given the optimal
batch size varies across SLA targets and query size distributions (left), models (middle), and hardware platforms (right).
VI. DEEPRECSCHED EVALUATION
This section first presents the overall efficiency improve-
ments of DeepRecSched over the baseline across all eight
state-of-the-art recommendation models using DeepRecInfra.
Next, we describe the design tradeoffs and benefits of Deep-
RecSched by diving into (1) the tradeoffs in request- versus
batch-level parallelism, (2) a case study of demonstrating
the benefits of the design optimizations in a real production
datacenter, and (3) leveraging parallelization opportunities by
offloading requests to specialized hardware.
Performance. Figure 11(top) compares the throughput per-
formance of DeepRecSched-CPU and DeepRecSched-GPU
versus a baseline static scheduler across the three tail latency
configurations, all normalized to the measured QPS at the low
tail latency case of the baseline. Overall, DeepRecSched-CPU
achieves 1.7×, 2.1×, and 2.7× higher QPS across all models
for the low, medium, and high tail latency targets, respectively.
DeepRecSched-CPU is able to increase the overall system
throughput by operating at the optimal batch size configura-
tion. Furthermore, DeepRecSched-GPU increases performance
improvement to 4.0×, 5.1×, and 5.8× at the low, medium,
and high tail latency targets, respectively. Thus, paralleliz-
ing requests across general-purpose CPUs and specialized
hardware provides additional performance improvement for
recommendation inference at-scale.
Power efficiency. Figure 11(bottom) compares the QPS-
per-watt power efficiency of DeepRecSched-CPU and
DeepRecSched-GPU by again normalizing the measured
QPS/Watt to the low tail latency case of the baseline static
scheduler. Given higher performance under the TDP power
budget as the baseline, DeepRecSched-CPU achieves 1.7×,
2.1×, and 2.7× higher QPS/Watt for all models under the
low, medium, and high tail latency targets, respectively. Ag-
gregated across all models, DeepRecSched-GPU improves the
power efficiency improvement to 2×, 2.6×, and 2.9× for
each latency target. Compared to the performance improve-
ment, DeepRecSched-GPU provides marginal improvement in
power efficiency due to the overhead of GPU acceleration.
In fact, while DeepRecSched-GPU improves system QPS
across all recommendation models and latency targets, com-
pared to DeepRecSched-CPU, it does not globally improve
QPS/Watt. In particular, the power efficiency improvement
of DeepRecSched-GPU is more pronounced for compute in-
tensive models (i.e., WND, MT-WND, NCF). For the case
of memory intensive models (i.e., DLRM-RMC1, DIN), the
power overhead for offloading recommendation inference to
GPUs outweighs the performance gain, degrading the overall
power efficiency. Thus, judicious optimization of offloading
queries across CPUs and specialized AI hardware can improve
infrastructure efficiency for recommendation at-scale.
A. Balance of Request and Batch Parallelism
Compared to the fixed static baseline, DeepRecSched-CPU
improves QPS by balancing the request- versus batch-level
parallelism across varying tail latency targets, query size dis-
tributions, recommendation models, and hardware platforms.
Optimizing across SLA targets. Figure 12(a) illustrates the
tradeoff between request- and batch-level parallelism across
varying tail latency targets for DLRM-RMC1. Under lower,
stricter tail latency targets, QPS is optimized at lower batch
sizes — favoring request level parallelism. On the other
hand, at more relaxed tail latency targets, DeepRecSched-CPU
finds the optimal configuration to be at a higher batch size
— favoring batch-level parallelism. As previously shown in
Figure 11(top), optimizing the per-request batch size yields
DeepRecSched-CPU’s QPS improvements over the static base-
line across tail latency targets.
Optimizing across query size distributions Figure 12(a)
also shows the optimal batch size, for DLRM-RMC1, varies
across query working set size distributions (lognormal and
the production distribution). The optimal batch-size across all
tail latency targets is strictly lower for lognormal than the
query size distribution found in production recommendation
use cases. This is a result of, as shown in Figure 5, query
sizes in production recommendation use cases following a
distribution with a heavier tail. In fact, applying optimal
batch-size configuration based on the lognormal query size
distribution to the production distribution degrades the perfor-
mance of DeepRecSched-CPU by 1.2×, 1.4×, and 1.7× at
low, medium, and high tail-latencies for DLRM-RMC1. Thus,
built ontop of DeepRecInfra, DeepRecSched-CPU carefully
optimizes request verus batch-level parallelism for recommen-
dation inference in production datacenters.
Optimizing across recommendation models. Figure 12(b)
illustrates that the optimal batch size varies across recom-
mendation models with distinct compute and memory charac-
teristics. For compute intensive models (e.g., DLRM-RMC3,
WnD), system throughput is optimized at lower batch sizes
compared to memory intensive models (e.g., DLRM-RMC1,
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Fig. 13: Exploiting the request vs. batch-level parallelism opti-
mization demonstrated by DeepRecSchedin a real production
datacenter improves performance of at-scale recommendation
services. Across models and servers, optimizing batch size
reduces p95 and p99 latency by 1.39× (left) and 1.31× (right).
DIN). At the high SLA targets, DLRM-RMC3 and WnD have
an optimal batch size of 256 and 128, respectively. This is a
result of the compute intensive models being accelerated by
the data-parallel SIMD units (i.e., AVX-512 in Intel Skylake,
AVX-256 in Intel Broadwell). In addition to leveraging the
data-parallel per-core SIMD units, recommendation inference
can be further accelerated by processing parallel requests
across the chip-multiprocessor (CMP) cores. Running the
models with smaller batch sizes result in better request-level
parallelism and CMP core utilization. On the other hand,
DLRM-RMC1 and DIN are optimized at a larger batch size
of 1024. This is because the primary performance bottleneck
of models with heavy embedding table accesses lies in the
DRAM bandwidth utilization. In addition to request level
parallelism, memory bandwidth utilization can be improved
significantly by running recommendation inference at a higher
batch size. By exploiting characteristics of the models to opti-
mize the per-request batch size, DeepRecSched-CPU achieves
higher QPS for a variety of distinct recommendation models.
Optimizing across hardware platforms. Figure 12(c)
shows the optimal batch size, for DLRM-RMC3, varies across
server architectures (Intel Broadwell and Skylake machines).
The optimal batch size, across all tail-latency targets, is strictly
higher on Intel Broadwell compared to Skylake. For example,
at a latency target of 175ms, the optimal batch-size on Intel
Broadwell and Skylake is 1024 and 256, respectively. This is
a result of the varying cache hierarchies on the two platforms.
In particular, Intel Broadwell implements an inclusive L2/L3
cache hierarchy while Intel Skylake implements an exclusive
L2/L3 cache hierarchy. As a result, Intel Broadwell suffers
from higher cache contention with more active cores leading
to performance degradation. For example, at a latency target
of 175ms and per-request batch sizes of 16 (request-parallel)
and 1024 (batch-parallel), Intel Broadwell has an L2 cache
miss rate of 55% and 40% respectively. To compensate for
this performance penalty, DeepRecSched-CPU runs recom-
mendation models with higher batch-sizes — fewer request
and active cores per query — on Intel Broadwell. Overall,
DeepRecSched enables a fine balance between request vs.
batch-level parallelism across not only varying tail latency
CPU
% work processed 
by GPU
GPU
GPU
CPU
CPU 
optimal
GPU 
optimal
Fig. 14: (Top) System throughput increases by scheduling
queries across both CPUs and GPUs. The percent of work
processed by the GPU decreases at higher tail latency targets.
(Bottom) While QPS strictly improves, the optimal configu-
ration based on QPS/Watt, varies based on the tail latency
targets. GPUs are optimal at low tail latencies while CPUs
provide better power efficiency at higher tail latency targets.
targets, query size distributions, and recommendation models,
but also the underlying hardware platforms.
B. Tail Latency Reduction for At-Scale Production Execution
In addition to evaluating the proposed design using Deep-
RecInfra, we deploy the proposed design and demonstrate that
optimizations translate to higher performance in a real produc-
tion datacenter. Figure 13 illustrates the impact of varying the
batch-size on the measured tail latency of recommendation
models running in a production datacenter. The results are ag-
gregated across a wide collection of recommendation models
and server-class Intel CPUs used in the production datacenter
fleets. Experiments are conducted on a cluster consisting of
hundreds of machines. These machines are configured to
receive a fraction of real-time production traffic. To account
for the diurnal production traffic as well as intra-day query
variability, we deploy and evaluate DeepRecSchedover the
course of 24 hours. Compared to the baseline configuration
with a fixed batch-size, the optimal batch size provides a
1.39× and 1.31× reduction in p95 and p99 tail latencies,
respectively. This reduction in the tail latency can be used
to increase system throughput (QPS) serviced by the cluster
of machines, as demonstrated by DeepRecSched, translating
to datacenter capacity saving.
C. Leverage Parallelism with Specialized Hardware
In addition to trading off request vs. batch-level parallelism,
DeepRecSched-GPU leverages additional parallelism by of-
floading recommendation inference queries to GPUs.
Performance improvements. GPUs are often treated as
throughput-oriented accelerators as compared to CPUs. How-
ever, in the context of personalized recommendation, we find
that GPUs can unlock lower tail latency targets that could
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not be achieved by the CPU. Figure 14(a) illustrates the
performance impact of scheduling requests across both CPUs
and GPUs. While the lowest achievable tail-latency targets for
DLRM-RCM1 on CPUs is 57ms, GPUs can achieve a tail-
latency target of as low as 41ms (1.4× reduction). This is a
result of recommendation models exhibiting high compute and
memory intensity, as well as the heavy tail of query sizes in
production use cases (Figure 5).
Next, in addition to achieving lower tail latencies, par-
allelization across both the CPU and the specialized hard-
ware continue to increase system throughput. For in-
stance, Figure 14(a) shows that across all tail-latency
targets, DeepRecSched-GPU achieves higher QPS than
DeepRecSched-CPU. This is as a result of the execution of the
larger queries on GPUs, enabling higher system throughput.
Interestingly, the percent of work processed by the GPU
decreases with higher tail latency targets. This is due that,
at a low latency target, DeepRecSched-GPU optimizes system
throughput by setting a low query size threshold and offloads a
large fraction of queries to the GPU. Under a more relaxed tail-
latency constraint, more inference queries can be processed
by the CMPs. This leads to a higher query size threshold
for DeepRecSched-GPU. At a tail latency target of 120ms,
the optimal query size threshold is 324 and the percent of
work processed by the GPU falls to 18%. As shown in
Figure 11(top), optimizing the query size threshold yields
DeepRecSched-GPU’s system throughput improvements over
the static baseline and DeepRecSched-CPU across the different
tail latency targets and recommendation models.
Infrastructure efficiency implications. While GPUs can
enable lower latency and higher QPS, power efficiency is not
always optimized with GPUs as the specialized AI accelera-
tor. For instance, Figure 14(b) shows the QPS/Watt of both
DeepRecSched-CPU and DeepRecSched-GPU for DLRM-
RMC1, across a variety of tail latency targets. At low tail la-
tency targets, QPS/Watt is maximized by DeepRecSched-GPU
— parallelizing queries across both CPUs and GPUs. How-
ever, under more relaxed tail-latency targets, we find QPS/Watt
is optimized by processing queries on CPUs only. Despite the
additional power overhead of the GPU, DeepRecSched-GPU
does not provide commensurate system throughput benefits
over DeepRecSched-CPU at higher tail latencies.
More generally, power efficiency is co-optimized by con-
sidering both the tail latency target and the recommendation
model. For instance, Figure 11(b) illustrates the power effi-
ciency for the collection of recommendation models across
different tail latency targets. We find that DeepRecSched-
GPU achieves higher QPS/Watt across all latency targets for
compute-intensive models (i.e., NCF, WnD, MT-WnD) — the
performance improvement of specialized hardware outweighs
the increase in power footprint. Similarly, for DLRM-RMC2
and DIEN, DeepRecSched-GPU provides marginal power effi-
ciency improvement compared to DeepRecSched-CPU. On the
other hand, the optimal configuration for maximizing power
efficiency of DLRM-RMC1 and DLRM-RMC3 varies based
on the tail latency target. As a result, as shown in Figure 11(b),
in order to maximize infrastructure efficiency, it is important
to consider a variety of recommendation uses cases, including
model architecture and tail latency targets.
VII. RELATED WORK
While the system and computer architecture community has
devoted significant efforts to characterize and optimize deep
neural network (DNN) inference efficiency, relatively little
work has explored running recommendation at-scale.
DNN accelerator designs. Currently-available benchmarks
for DNNs primarily focus on FC, CNNs, and RNNs [32], [36]–
[39]. Building upon the performance bottlenecks, a variety
of software and hardware solutions have been proposed to
optimize traditional DNNs [13]–[15], [17], [40]–[60]. While
the benchmarks and accelerator designs consider a variety of
DNN use cases and systems, prior solutions do not apply to
the wide collection of state-of-the-art recommendation models
presented in this paper. For example, recent characterization of
Facebook’s DLRM implementation demonstrates that DNNs
for recommendation have unique compute and memory char-
acteristics [3], [10]. These implementations are included, as
DLRM-RMC 1-3, within DeepRecInfra. In addition, MLPerf,
an industry-academic benchmark suite for machine learning,
provides NCF as a training benchmark [27]. NCF, however,
is not continued in the latest release; MLPerf is developing
a recommendation benchmark that is more representative of
industry e-commerce tasks for the next submission round [61],
[62]. In addition, a unique and very important aspect of the
end-to-end infrastructure presented in the paper is taking into
account the at-scale inference request characteristics (arrival
rate and size), particularly important for recommendation.
Optimizations for personalized recommendation. There
are a few recent works that explored the design optimization
opportunities for recommendation models. For instance, Ten-
sorDimm proposes and evaluates a near memory processing
solution for recommendation models similar to DLRM-RMC
1-3 and NCF [18]. Ginart et al. and Shi et al. [63], [64] propose
optimization techniques to compress embedding tables in
recommendation models while maintaining the model accu-
racy. In contrast, this paper optimizes the at-scale inference
performance of a wider collection of recommendation models
by considering the effect of inference query characteristics as
well as tail latency targets specific to distinct use cases.
Machine learning at-scale. Finally, prior work has exam-
ined the performance characteristics and optimization tech-
niques for ML running on at-scale, warehouse scale machines.
Sirius and DjiNN-and-Tonic explore the implications of ML
in warehouse-scale computers [25], [65]. However, the unique
properties of recommendation inference and query patterns
have not been the focus of the prior work. Li et al. [21]
exploit task and data-level parallelism to meet SLA targets
of latency critical applications i.e., Microsoft’s Bing search
and finance workloads. Furthermore, recent work has open-
sourced benchmarks for studying the performance implication
of at-scale execution of latency critical datacenter workloads
and cloud micro-services [26], [29]. In contrast, this paper
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provides an end-to-end infrastructure (DeepRecInfra) and de-
sign solutions (DeepRecSched) specialized for at-scale recom-
mendation inference. DeepRecInfraprovides an even baseline
for state-of-the-art recommendation models. It models real-
time query patterns, representative of the distinct working set
size distribution in production datacenter fleets. The unique
characteristics lead to the design of DeepRecSched, providing
significant performance improvement for at-scale recommen-
dation — an important yet understudied class of AI inference.
VIII. CONCLUSION
Given the growing ubiquity of web-based services that use
recommendation algorithms, such as search, social-media, e-
commerce, and video streaming, deep learning-based person-
alized recommendation comprises the majority of AI inference
capacity and cycles in production datacenter. We propose Dee-
pRecInfra, an extensible infrastructure to study a variety of at-
scale recommendation inference. The infrastructure comprises
eight state-of-the-art recommendation models, SLA targets,
and query patterns. Built upon this framework, DeepRec-
Sched exploits the unique characteristics of at-scale recom-
mendation inference in order to optimize system throughput
under a strict tail latency constraint. Across eight recommen-
dation models and under a variety of SLA targets, we demon-
strate that DeepRecSched improves system throughput by 2×.
In addition to evaluating DeepRecSched on DeepRecInfra,
the design optimizations are evaluated in a real production
datacenter demonstrating similar performance benefits. Finally,
through judicious optimizations, DeepRecSched can leverage
additional parallelism by offloading queries across CPUs and
specialized AI hardware in order to achieve higher system
throughput and infrastructure efficiency.
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